Many distributed power architectures (DPAs) use an intermediate bus voltage of 12 V followed by a dc-dc point of load (POL) stage. With government regulations requiring front end power factor correction (PFC) in supplies of 75 W or greater, designers are faced with additional complexity. This paper describes a novel single stage flyback topology that combines PFC and power conversion stages and demonstrates its usefulness through a design example.